Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Fundamental limits of jitter insensitivity in discrete and continuous-time sigma delta modulators

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ortmanns, M. ; Freiburg Univ., Germany ; Gerfers, F. ; Manoli, Y.

This paper examines the influence of different clock jitter forms on the performance of discrete-time and continuous-time sigma-delta modulators, the latter with rectangular and with decaying feedback pulse form. It could be shown that the so called accumulative clock jitter from a VCO is the fundamental, performance limiting factor for all architectures, which can not be circumvented, limiting the maximum achievable signal-noise ratio.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:1 )

Date of Conference:

25-28 May 2003