By Topic

A method to reduce power consumption in pipelined A/D converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chiaburu, L. ; Lab. of Electron. & Comput. Syst., R. Inst. of Technol., Kista, Sweden ; Signell, S.

This paper describes a method to reduce the supply voltage for the MDACs (multiplying digital to analog converter) in pipelined or algorithmic A/D converters that results in lower power consumption. The technique is based on using digital code correction to limit the output voltage swing of MDACs to almost half. Since the input voltage range, the reference voltage and VLSB remain unchanged, the size of the capacitors dictated by thermal noise and matching considerations is conserved. The analysis presented shows that the settling error improves and that the performance degradation coming from lower supply voltage is eliminated. The method is appropriate for scaling CMOS mixed-signal designs where low voltage and low power consumption are important requirements.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:1 )

Date of Conference:

25-28 May 2003