Referenced Items are not available for this document.
A CMOS 8-bit, 33.3MS/s flash ADC with ±1.5V power supply is developed through the use of a low-power high-speed CMOS fully differential comparator. To achieve good signal-to-(noise and distortion) ratio in the presence of noisy digital circuitry, the architecture of the ADC is fully differential. The differential nonlinearity error in dynamical operation is less than ±0.3LSB. Signal-to-(noise and distortion) ratio is 46.2dB at a sampling rate of 33.3MS/s and input frequency of 4MHz. The power dissipation is 106mW at 33.3MS/s with ±1.5V power supply.
Published in:
Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on
(Volume:1
)
Date of Conference: 25-28 May 2003
- Page(s):
- I-821 - I-824 vol.1
- Print ISBN:
- 0-7803-7761-3
- INSPEC Accession Number:
- 7754602
- Digital Object Identifier :
- 10.1109/ISCAS.2003.1205690
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
