By Topic

A 1.8 V 10-bit 80 MS/s low power track-and-hold circuit in a 0.18 μm CMOS process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

A 10-bit low power track-and-hold (T/H) circuit aimed at the front-end of a pipelined analog-to-digital (A/D) converter has been designed. The T/H is sampling at 80 MS/s, has a 30 MHz analog bandwidth and is designed in a 0.18 μm CMOS process with a supply voltage of 1.8 V. A switched capacitor topology incorporating correlated double sampling is used for the T/H circuit and the amplifier is a folded cascode operational transconductance amplifier (OTA) with gain boosting. In this paper, the design of the complete T/H is described, including the derivation of the specifications as well as a straightforward approach for designing the transmission gate switches.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:1 )

Date of Conference:

25-28 May 2003