By Topic

Infrastructure for education and research of SOC/IP in Taiwan

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Wei-Chang Tsai ; Nat. Chip Implementation Center, Hsinchu, Taiwan ; Chun-Ming Huang ; Jiann-Jenn Wang ; Chen-Yi Lee

Due to the trend of SOC/IP, design environments of SOC/IP including the system level simulation, hardware software co-simulation, hardware implementation, hardware software co-verification, and rapid prototyping are needed for education and research. The infrastructure provided by Chip Implementation Center (CIC), founded in 1992 under the National Science Council (NSC) of Taiwan R.O.C., is used to speed up the development and improvement of IC/SOC/IP design environment. Different kinds of EDA tools, training courses, SOC/IP design examples and a system-level rapid prototyping laboratory are provided for education and research. In the future, CIC will continue collaborating with the academia, devoting itself to training more and well qualified researchers and designers, and enhancing the SOC/IP technology level.

Published in:

Microelectronic Systems Education, 2003. Proceedings. 2003 IEEE International Conference on

Date of Conference:

1-2 June 2003