By Topic

On the application of variable digital filters (VDF) to the realization of software radio receivers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. C. Chan ; Dept. of Electr. & Electron. Eng., Hong Kong Univ., China ; K. S. Yeung

This paper studies the application and design of variable digital filters (VDF) to realize the sample rate converter (SRC) in a new architecture of software radio receivers. The VDF-based SRC provides variable fractional delay in the passband and additional attenuation in the stopband. The design of the VDF using weighted least squares (WLS) and semidefinite programming (SDP) approaches are described and compared. Design results show that both approaches give similar performances but the computational time is significantly lower for the WLS approach. In addition, the digital all-pass filters are proposed to realize the multistage decimators and half-band filter so that the system delay of the digital IF is reduced. Design results show that the complexity of the digital IF using digital all-pass filters is much lower than that using low-delay FIR filters with the same design specifications.

Published in:

Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on  (Volume:3 )

Date of Conference:

25-28 May 2003