By Topic

A compensation method for time delay of full-digital synchronous frame current regulator of PWM AC drives

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bon-Ho Bae ; Gen. Motors Corp. Adv. Technol. Center, Torrance, CA, USA ; Seung-Ki Sul

The voltage output is inevitably delayed in a full-digital implementation of a current regulator due to an arithmetic calculation and the pulsewidth modulation. In the case of the synchronous frame current regulator, the time delay is accompanied by a frame rotation. In some applications where the ratio of the sampling frequency to the output frequency is insufficient, such as a high-power drive or a super-high-speed drive, the effect of the frame rotation during the delay time causes a phase and magnitude error in the voltage output. The error degrades the dynamic performance and can cause instability in the current regulator at high speed. It is also intuitively known that advancing the phase of the voltage output can mitigate this instability. In this paper, the errors in the voltage output and the instability problems have been studied analytically and a compensation method for the error is proposed. Using a computer simulation and complex root locus analysis, a comparative study with conventional methods has been carried out and the utility of the proposed method has been verified experimentally.

Published in:

IEEE Transactions on Industry Applications  (Volume:39 ,  Issue: 3 )