By Topic

SEU-hardened silicon bipolar and GaAs MESFET SRAM cells using local redundancy techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hauser, John R. ; Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh, NC, USA

Silicon bipolar and GaAs FET SRAMs have proven to be more difficult to harden with respect to single-event upset (SEU) mechanisms than have silicon CMOS SRAMs. This is a fundamental property of bipolar and JFET or MESFET device technologies which do not have a high-impedance, nonactive isolation between the control electrode and the current of voltage being controlled. All SEU circuit-level hardening techniques applied at the local cell level must use some type of information storage redundancy so that information loss on one node due to an SEU event can be recovered from information stored elsewhere in the cell. Several approaches to the use of local redundancy in bipolar and FET technologies are discussed. At the expense of increased cell complexity and increased power consumption and write time, several approaches are capable of providing complete SEU hardness at the local cell level

Published in:

Nuclear Science, IEEE Transactions on  (Volume:39 ,  Issue: 1 )