Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Design methodology for construction of asynchronous pipelines with Handel-C

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Self, R.P. ; Dept. of Electron. Syst. Eng., Essex Univ., Colchester, UK ; Fleury, M. ; Downton, A.C.

CSP (communicating sequential processes) channels are proposed as a means of developing high-level, asynchronous pipeline architectures over and above existing synchronous logic. Channel-based design allows hardware systems to be designed and constructed using top-down software engineering methods, which have not previously been available within hardware-software co-design. The intention is to enhance support for future large-scale co-designs. The design methodology and its performance implications are demonstrated through an exemplar, pipelined design of the Karhunen-Loeve transform (KLT) algorithm, implemented using the Handel-C silicon compiler applied to dense FPGAs.

Published in:

Software, IEE Proceedings -  (Volume:150 ,  Issue: 1 )