Cart (Loading....) | Create Account
Close category search window
 

FPGA-based ASIC design of the three-phase synchronous PWM flyback converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Omar, A.M. ; Electr. Eng. Dept, Univ. Teknology MARA, Selangor, Malaysia ; Rahim, N.A.

The design and development of a synchronous pulse-width modulation (PWM) generator suitable for the three-phase flyback converter is presented. The design is based on the Xilinx chip XC4005E field programmable gate array (FPGA). Two 30° of sine waveforms with two different carrier waveforms are used to generate the PWM. The PWM pattern proposed occupies less FPGA block cell, hence more space can be used for other control circuitry. The proposed technique enables the modulation index and the displacement factor to be changed externally. Results are provided to demonstrate the effectiveness of the design.

Published in:

Electric Power Applications, IEE Proceedings -  (Volume:150 ,  Issue: 3 )

Date of Publication:

May 2003

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.