By Topic

Test structures for referencing electrical linewidth measurements to silicon lattice parameters using HRTEM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
R. A. Allen ; Semicond. Electron. Div., Nat. Inst. of Stand. & Technol., Gaithersburg, MD, USA ; B. A. am Ende ; M. W. Cresswell ; C. E. Murabito
more authors

A technique has been developed to determine the linewidths of the features of a prototype reference material for the calibration of critical-dimension (CD) metrology instruments. The reference features are fabricated in mono-crystalline-silicon with the sidewalls aligned to the (111) lattice planes. A two-step measurement procedure is used to determine the CDs. The primary measurement is via lattice-plane counting of selected samples using high-resolution transmission electron microscopy (HRTEM); the transfer calibration is via electrical CD (ECD) test-structure metrology. Samples of these prototype reference materials were measured and provided, as the National Institute of Standards and Technology (NIST) Reference Material RM8110, to International SEMATECH for evaluation by its member companies. In this paper, we will describe the measurement procedure and show how the combined uncertainty of less than 15 nm was derived. Additionally, we demonstrate a technique to automate the analysis of the phase-contrast images in order to both minimize the cost and reduce the uncertainty of the calibration of the standards.

Published in:

IEEE Transactions on Semiconductor Manufacturing  (Volume:16 ,  Issue: 2 )