By Topic

The study of compressive and tensile stress on MOSFET's I-V, C-V characteristics and it's impacts on hot carrier injection and negative bias temperature instability

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Shih, J.R. ; Reliability Assurance Div., Taiwan Semicond. Manuf. Co., Hsin-Chu, Taiwan ; Wang, J.J. ; Ken, W. ; Yeng Peng
more authors

The effects of compressive and tensile stresses from the etch stop layer on DC and AC characteristics and device reliabilities (HCI and NBTI) of IO n-/p-MOSFETs have been studied. Although tensile stress can increase the Idsat (∼8%) of nMOSFETs, the higher process temperature of thermal SiN deposition also results in worse Vt roll-off for nMOSFETs and poly depletion effects on pMOSFETs. In this experiment, thermal SiN films with tensile stress result in HCI and NBTI lifetime degradation. HCI lifetime reduction is about 3× for nMOSFETs and 7× for pMOSFETs. Tensile stress also enhances the channel length dependence effect of pMOSFET NBTI lifetime. Compared with PECVD SiN, thermal SiN results in about a 5× lifetime reduction for short channel pMOSFETs.

Published in:

Reliability Physics Symposium Proceedings, 2003. 41st Annual. 2003 IEEE International

Date of Conference:

30 March-4 April 2003