Energy minimization of a pipelined processor using a low voltage pipelined cache | IEEE Conference Publication | IEEE Xplore