By Topic

Reduced complexity LC-LMS joint MMSE equalization and square root raised-cosine matched filter processing via constraint windowing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bologna, F. ; SPAWAR Syst. Center, San Diego, CA, USA ; Harris, F.

Recently, a new class of fractional-spaced equalizers has been developed that perform joint MMSE channel equalization and square-root raised-cosine (RRC) matched filter (MF) processing via the linearly constrained least-mean-square (LC-LMS) algorithm. While the time-multiplexing scheme employed by this joint process equalizer permits a single bank of multipliers to service the demands of both the channel inversion and MF processing so as to conserve the RRC MF FPGA real estate, the demands of an additional responsibility imposed upon the equalizer's update effectively doubles its computational workload. We present a novel modification to the LC-LMS equalizer that drastically reduces the workload required to develop the RRC MF within the digital equalizer.

Published in:

Signals, Systems and Computers, 2002. Conference Record of the Thirty-Sixth Asilomar Conference on  (Volume:2 )

Date of Conference:

3-6 Nov. 2002