By Topic

Design and implementation of timing model in HDTV encoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Feng Wang ; Inst. of Image Commun. & Inf. Process., Jiao Tong Univ., Shanghai, China ; Wenjun Zhang ; Songyu Yu

This paper describes timing and synchronization considerations in the development of the third generation HDTV encoder in China. The hardware implementation of STC is given out, which synchronizes with the input video signal precisely. The design of timing stamps such as PCR, presentation time stamp (PTS) and decoding timing stamp (DTS) is discussed in detail. In addition, the implementation method of these timing stamps is presented. To implement the functions such as synchronization of audio and video presentation, frame reordering and buffer manager in the decoder, three empiric formulas are introduced, which are suitable for hardware implementation. The practical testing shows that the encoder is working properly. Compared to the past two HDTV encoders, the timing and synchronization system presented is stable and easy to implement.

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:48 ,  Issue: 4 )