By Topic

Rapid reduction of gate-level electrical defectivity using voltage contrast test structures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

Voltage contrast test structures for use with KLA-Tencor's μLoop™ system have been developed for rapid reduction of the yield limiting defect density (D0) from the gate module. The gate module is typically one of the top three sources of random yield loss in advanced integrated circuit technologies. The μLoop system allows in-line detection of nearly 100% of the killer defects affecting these special comb test structures, which mimic product. Because this system is based on in-line voltage contrast inspection, experiments may be completed extremely rapidly. These two advantages make this system a major improvement over past techniques for debugging the gate module. Implementation of gate-level μLoop test structures is challenging because of the lack of a direct ground path from the polysilicon used to make the gate. This paper describes how this challenge is overcome. Application of this methodology to a recent technology at Agere Systems is described. Ten experimental lots were used over a period of three quarters to drive gate-level D0 reduction. Over this period, the gate-level D0 decreased by 62%.

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 2003 IEEEI/SEMI

Date of Conference:

31 March-1 April 2003