By Topic

Wafer backside inspection applications in lithography

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Lederer, K. ; Infineon Technol., Dresden, Germany ; Scholze, M. ; Strohbach, U. ; Wocko, A.
more authors

As the Semiconductor Industry starts to ramp its 110 nm production capacity, the need for optimal uniformity across the wafer surface becomes a very important topic in lithography. Due to the tightening of depth of focus requirements, the process window required to be able to print the required structure leaves little or no room for any localized deviation in the wafer uniformity. For 300 mm semiconductor device manufacturing, this resulted in the use of double-side polished, so-called "super flat", wafers. This paper discusses methods to identify yield relevant defects on the wafer backside without having to sacrifice wafers. It is based on recent studies carried out at both Infineon Semiconductor 200 and 300 mm Fabs in Dresden to characterize the need and the effectiveness of wafer backside defect inspection using the BSIM (Back Side Inspection Module) on the Surfscan® SP1TB1. Firstly, we focus on some general topics of setting up a backside inspection for photolithography. We show how to determine the required sensitivity in order to capture the defects of interest and to provide quantitative information on the number of wafers affected. We then discuss two studies in detail: The 1st study was an investigation into the quality of the backside of 300 mm wafers pre and post lithography throughout the manufacturing process. The 2nd study describes how focus spots on the front side of 200 mm wafer were correlated to damage on the backside and how the root cause was identified. Finally, we draw an outline to requirements that we believe will be an essential part of automatic backside inspection in the forthcoming future.

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 2003 IEEEI/SEMI

Date of Conference:

31 March-1 April 2003