By Topic

Fast wafer level monitoring of stress induced leakage current in deep sub-micron embedded non-volatile memory processes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Guoqiao Tao ; Philips Semicond., Nijmegen, Netherlands ; Scarpa, A. ; Valk, H. ; van Marwijk, L.
more authors

A new fast wafer level SILC monitoring method, based on parallel floating gate cells, is reported here. The measurement is straightforward, and the stress measurement is not time consuming. It consists of bi-directional FN tunneling stress (to degrade the tunnel oxide) and a negative voltage gate stress (to reveal the SILC). An empirical SILC parameter has been defined as the lowest cell Vt in the parallel NVM array. This method has been implemented as part of end-of-line measurements in Philips embedded flash processes, and has been proven to be very effective and powerful in experimental split analysis, process reliability monitoring/control, and process transfers.

Published in:

Integrated Reliability Workshop Final Report, 2002. IEEE International

Date of Conference:

21-24 Oct. 2002