By Topic

A hybrid ΔΣ fractional-N frequency synthesizer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Riley, T. ; Dept. of Electr. Eng., Univ. of Oulu, Finland ; Kostamovaara, J.

Proposes a new frequency synthesizer architecture which uses a combination of known techniques. The architecture is evaluated by simulation and shown to reduce spurious content of existing fractional-N synthesizers. It also allows arbitrarily small channel spacing with existing fractional-N synthesizers.

Published in:

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on  (Volume:50 ,  Issue: 4 )