By Topic

Compact model development for a new non-volatile memory cell architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
M. O'Shea ; Nat. Microelectron. Res. Centre, Cork, Ireland ; D. McCarthy ; R. Duane ; K. McCarthy
more authors

An accurate SPICE compatible model for a novel flash memory device, the Top Floating Gate (TFG) cell, is described. This device can be integrated into CMOS processes with minimal disruption to the standard process. The cell is programmed and erased by Fowler Nordheim tunnelling, which is a low power operation thereby complying with a major requirement of system-on-chip applications. The development of an accurate model for flash memory is complicated by the variable nature of the cell. In standard flash memory, the threshold voltage and, therefore, the drain current of the cell vary as the cell is programmed or erased. In the TFG case, both the threshold voltage and series resistance vary which further complicates the model development. Our model has been found to be accurate over the full range of floating gate charge.

Published in:

Microelectronic Test Structures, 2002. ICMTS 2002. Proceedings of the 2002 International Conference on

Date of Conference:

8-11 April 2002