Cart (Loading....) | Create Account
Close category search window
 

Optimisation techniques for reducing global bus switching activity in realisations of sum-of-products computations in DSP systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Merakos, P.K. ; Dept. of Electr. & Comput. Eng., Patras Univ., Greece ; Masselos, K. ; Stouraitis, T. ; Goutis, C.E.

Optimisation techniques aiming at the reduction of power consumption in digital signal processing (DSP) systems are presented. These optimisation techniques hold for all algorithms, including sum-of-products computations between input data and coefficients, which is a very broad category of DSP algorithms. Power savings are obtained through the reduction of switching activity in both (input and coefficient) data and address buses of the hardware architecture implementing the algorithm. The reduction of switching activity is obtained by means of a shuffling of the sequence, in which the partial products required by the sum-of-products computations are executed. The optimisation problems are formulated as travelling salesman problem (TSP) instances, which is a well known NP-complete problem. The cost function that drives the optimisation process takes explicitly into consideration addressing-related issues, which is not the case in existing approaches dealing with the same problem. Experimental results show that the proposed techniques achieve significant switching activity savings, resulting in corresponding power savings, while ensuring that no penalties are introduced in the address buses.

Published in:

Circuits, Devices and Systems, IEE Proceedings -  (Volume:150 ,  Issue: 1 )

Date of Publication:

Feb 2003

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.