Noise-aware interconnect power optimization in domino logic synthesis | IEEE Journals & Magazine | IEEE Xplore