By Topic

Netlist compiler for ASIC design on a personal computer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ooi, T.H. ; Nanyang Technol. Univ., Singapore ; Lau, K.T. ; Wing, C.J.

Presents the design and implementation of a personal computer PC-based netlist compiler for application-specific integrated circuit (ASIC) design. The netlist compiler system is an ASIC front-end design software tool, developed using the Turbo C programming language. This software tool enhances the design automation for ASIC design in the Philips Personal Design Station (PPDS) environment. It converts a high-level language description file written in a subset of VHDL (Very High Speed Integrated Circuit Hardware Description Language) into its gate-level implementation, using the Philips SystemCell II and SystemGate II library components

Published in:

Computer-Aided Engineering Journal  (Volume:8 ,  Issue: 5 )