By Topic

TEG: a new post-layout optimization method

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shuo Zhang ; Dept. of Comput. Eng., Univ. of California, Santa Cruz, CA, USA ; W. Dai

Post-layout is an important stage in the modern very large scale integration (VLSI) design. In this stage, the extraction and verification tools can get the most accurate results with the complete layout information, and the layout problems can be detected precisely for further design improvements or optimizations. But the problem is that the design optimization is very hard to perform in post-layout. Every design modification is under tight geometry constraints. Usually the designer either changes layout manually by layout editor, or goes back to previous placement or routing stage in order to have the preferred results. How to modify the layout becomes a bottleneck in the post-layout optimization. In this paper, we propose a new method to resolve this problem called the triangulation encoding graph (TEG) method. Based on an improved topological layout representation and a set of layout operation algorithms, TEG provides an incremental layout modification environment for post-layout optimizations. Experimental results show that TEG is efficient and effective in processing industry VLSI designs.

Published in:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  (Volume:22 ,  Issue: 4 )