By Topic

An efficient packet fair queueing (PFQ) architecture for latency rate server

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Haitao Wu ; Nat. Key Lab of Switching Technol. & Telecommun. Networks, Beijing Univ. of Posts & Telecommun., China ; Shiduan Cheng ; Jian Ma

The queuing/scheduling algorithm is one of the most important mechanisms to provide guaranteed quality of service (QoS) in high speed packet-switched networks. By computing the system virtual time and per packet/connection virtual start/finish time, a number of packet fair queueing (PFQ) algorithms are designed to simulate GPS (generalized processor sharing). The difference in computation complexity is due to the variable ways to compute system time. Many algorithms, including WFQ/WF2Q, SCFQ, SPFQ, WF2Q+, VC, etc., have been proposed to use different system virtual time (also known as system potential) function. This paper proves that all the latency-rate (LR) servers only need to calculate their system virtual times once per packet service time, no matter how many packet arrivals occur in this interval. Thus, it is a general scheme that benefits all the well-known LR PFQ algorithms.

Published in:

Global Telecommunications Conference, 2002. GLOBECOM '02. IEEE  (Volume:3 )

Date of Conference:

17-21 Nov. 2002