By Topic

Harmonics elimination technique applied to an NPC topology three level inverter used as static VAr compensator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Benghanem, M. ; Dept. of Electrotechnics, Univ. of Sci. & Technol. of Oran, Algeria ; Draou, A. ; Tahri, A.

In this paper the use of harmonics elimination method applied to a three level inverter is reported. The method used to calculate the switching angles is clearly shown and discussed. Simulations results using Pspice program and experimental results are carried out to validate the mathematical model. Finally, we applied this harmonics elimination method to control an advanced static VAr compensator (ASVC) which uses a three level voltage source inverter.

Published in:

IECON 02 [Industrial Electronics Society, IEEE 2002 28th Annual Conference of the]  (Volume:1 )

Date of Conference:

5-8 Nov. 2002