Referenced Items are not available for this document.
In this paper we present an analytical method for estimating switching probability and power consumption of combinational circuits at the gate level. Considering the signal correlation and multiple-bit input switching, we propose an efficient scheme to estimate switching probability and dynamic power consumption of combinational CMOS circuits at the gate level accurately. Additionally, our algorithm has potential not to propagate the estimated values through the circuit and thus can be run in parallel machines for very large circuits.
Published in:
Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on
(Volume:1
)
Date of Conference: 4-7 Aug. 2002
- Page(s):
- I - 511-14 vol.1
- Print ISBN:
- 0-7803-7523-8
- INSPEC Accession Number:
- 7731277
- Digital Object Identifier :
- 10.1109/MWSCAS.2002.1187270
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
