Cart (Loading....) | Create Account
Close category search window

Design of 0.18 μm CMOS test chip for package models and I/O characteristics verification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Deshpande, C. ; Dept. of Electr. & Comput. Eng., Colorado State Univ., Fort Collins, CO, USA ; Chen, T.

Reliable packages for modern chips are crucial for satisfactory system performance. Once the package is designed for the chip, in order to ascertain its performance, its equivalent electrical model is plugged into simulation decks and its performance characteristics analyzed. However, one implicit assumption designers make is that these equivalent electrical models are accurate for performance characterization of packages. Verification of the accuracy of these models is an objective of this design. Secondly, signal integrity for inter-chip communication is crucial from a systems perspective. To study the signal integrity of data under different PVT conditions, appropriate test structures are needed. Data can be subjected to controlled variations through these structures and its integrity studied. Design of such test structures to subject data to controlled variations have been proposed in this design. Thirdly, testing package reliability at high temperatures is important since on-chip temperatures are increasing dramatically as processes continue to scale. Modelling on-chip temperatures and studying thermal integrity of packages is a goal with this test chip. By analyzing the power supply droop on the test chip under different switching conditions and comparing it with the simulated data, the accuracy of package models can be verified. Furthermore, I/O cells on the chip have been custom designed to test signal integrity across the package and the transmission lines on the board. Additionally, the test chip has daisy chain structures that help analyze thermomechanical properties of the package under non-uniform distribution of heat across the die.

Published in:

Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on  (Volume:3 )

Date of Conference:

4-7 Aug. 2002

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.