Skip to Main Content
In this paper, we present a formal model of a pipelined version of the DLX processor, and verify the correct operation of the pipeline using a formal verification approach based series-parallel posets. We illustrate how the method can be used to detect pipeline hazards and other problems. The full verification was carried out automatically with the help of a verification tool, based on algorithms with low time- and space complexity.
Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on (Volume:3 )
Date of Conference: 4-7 Aug. 2002