By Topic

FPGA system-on-chip soft IP design: a reconfigurable DSP

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. Martina ; Dipt. di Elettronica, Politecnico di Torino, Italy ; A. Molino ; F. Vacca

In this paper a novel architecture for a scalable DSP core is proposed. Due to the increase of system resources available on last generation FPGA, the System-on-Chip paradigm can be borrowed from classical silicon implementations into reconfigurable environments. Presently, off-the-shelf devices suffer the need for remarkable static power consumption: however it is forecastable that technology improvements will extend FPGA usage to mobile systems. Despite the increasing importance gathered by reconfigurable computing, a lack of retargetable soft-processor IP is felt. In particular, this IP aims to fill the existing gap between specific coprocessor units and general purpose soft cores. The proposed architecture exhibits interesting figures both in terms of area occupation as well as maximum operative clock frequency. In order to validate the system performance, some common telecommunication algorithms have been mapped on the DSP. Good experimental results have been obtained running at 89 MHz on a XILINX XCV1000.

Published in:

Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on  (Volume:3 )

Date of Conference:

4-7 Aug. 2002