By Topic

ALU design using reconfigurable CMOS logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Srivastava, A. ; Dept. of Electr. & Comput. Eng., Louisiana State Univ., Baton Rouge, LA, USA ; Srinivasan, C.

In designing ALUs, many techniques have been followed. The functional units of an ALU have been realized using conventional transistors and pass transistor gates. In this paper, we present the design of a 4 bit ALU using multi-input floating gate (MIFG) CMOS reconfigurable logic. It has been designed in a 1.5 μm technology for 3 V operation. The ALU can perform four arithmetic and four logical operations. The core of the ALU, which is a full adder circuit, has been realized using MIFG transistors. Additional logic gates have also been built using MIFG transistors. The design we present is simple in structure with significantly lesser number of transistors and interconnections when compared to earlier designs.

Published in:

Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on  (Volume:2 )

Date of Conference:

4-7 Aug. 2002