By Topic

A 5 MHz silicon CMOS hierarchical boost DC-DC converter design using macromodels for a 1U process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hooper, M.S. ; Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; Hall, J.W. ; Kenny, S.

This work presents an innovative design of a high frequency and potentially highly efficient boost DC-DC converter with an input voltage of 2.7-3.3 V and with a programmable output voltage of 4-9 V. Current sourcing capability is between 40 mA-360 mA. A low power boost DC-DC converter designed in CMOS which partially uses circuit macromodels-designed and tested using Cadence tools-for an all CMOS silicon process illustrates this design. The key features of this design are very high switching frequency, reconfigurability, silicon all CMOS implementation, and mixed signal simulation capability. The boost converter has a simulation switching frequency of 5 MHz, an average efficiency of 50% and an output ripple voltage of about 30 mV.

Published in:

Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on  (Volume:2 )

Date of Conference:

4-7 Aug. 2002