By Topic

Design methodology for broadband delta-sigma analog-to-digital converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
M. Safi-Harb ; Dept. of Electr. Eng., McGill Univ., Montreal, Que., Canada ; G. W. Roberts

A systematic method for designing broadband delta-sigma modulators will be described. In particular, the design of a delta-sigma modulator in a 0.18 μm CMOS process achieving a 13-bit resolution over a 1 MHz bandwidth is presented. Circuit non-idealities in the main building blocks are modeled in Simulink/Matlab® allowing one to optimize the design for power, bandwidth and resolution. Methods for enhancing the speed of optimization will be described.

Published in:

Circuits and Systems, 2002. MWSCAS-2002. The 2002 45th Midwest Symposium on  (Volume:2 )

Date of Conference:

4-7 Aug. 2002