By Topic

New SVPWM control scheme for three-phase diode clamping multilevel inverter with balanced DC voltages

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Botao, M. ; Tsinghua Univ., Beijing, China ; Liu Congwei ; Zhang Yang ; Li Fahai

This paper presents a new SVPWM control scheme for three-phase diode clamping multilevel inverters. First, it is proved that if the switch states are selected in a given mapping relation, the voltages of DC capacitors will be symmetrical. Voltage offsets of each two symmetrical capacitors fluctuate at the three-time frequency of AC currents. This rule can be applied to N-level (N>2) inverters and simplify the approach to solve unbalanced capacitor voltages. Then based on it, a new control strategy is presented to maintain the balanced voltages on the four DC capacitors of a diode clamping five-level inverter. Finally an experiment drive system is implemented on a TMS320F240 DSP in the Lab. The validity of the proposed method is demonstrated by simulation and experimental results.

Published in:

IECON 02 [Industrial Electronics Society, IEEE 2002 28th Annual Conference of the]  (Volume:2 )

Date of Conference:

5-8 Nov. 2002