Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Shannon vs Moore: driving the evolution of signal processing platforms in wireless communications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Subramanian, R. ; Morphics Technol., Campbell, CA, USA

Summary form only given. We look at how, as designers of communications systems on silicon, we have to deal with new wireless systems driven by three fast changing parameters - the exploding algorithmic complexity in new wireless systems, the semiconductor industry marching to Moore's Law, and the increasing gap between the raw computational complexity required and the realizable computational power offered by traditional computer architectures used in wireless communications. With new 3G and WLAN applications requiring more than a tenfold increase in DSP horsepower per subscriber, the challenge of delivering communication platforms for both wireless infrastructure and terminals is formidable. We begin by examining the gap we call "Shannon vs. Moore", - how the complexity in parameter estimation and sequence detection algorithms required in new wireless applications is growing exponentially, at a pace faster than the growth of digital signal processor performance. We examine how battles are being fought in the world of instruction-set processors, programmable logic, and ASICs to address this complexity. We close by showing that there is a spectrum of techniques to optimally match algorithms and architectures that offers compelling price/performance solutions, all within the bounds of today's plain-vanilla digital CMOS technology.

Published in:

Signal Processing Systems, 2002. (SIPS '02). IEEE Workshop on

Date of Conference:

16-18 Oct. 2002