Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

80-MHz bandpass ΔΣ modulators for multimode digital IF receivers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Salo, T.O. ; Electron. Circuit Design Lab., Helsinki Univ. of Technol., Finland ; Lindfors, S.J. ; Hollman, T.M. ; Jarvinen, J.A.M.
more authors

Three fully differential bandpass (BP) ΔΣ modulators are presented. Two double-delay resonators are implemented using only one operational amplifier. The prototype circuits operate at a sampling frequency of 80 MHz. The BP ΔΣ modulators can be used in an intermediate-frequency (IF) receiver to combine frequency downconversion with analog-to-digital conversion by directly sampling an input signal from an IF of 60 MHz to a digital IF of 20 MHz. The measured peak signal-to-noise-plus-distortion ratios are 78 dB for 270 kHz (GSM), 75 dB for 1.25 MHz (IS-95), 69 dB for 1.762 MHz (DECT), and 48 dB for 3.84 MHz (WCDMA/CDMA2000) bandwidths. The circuits are implemented with a 0.35-μm CMOS technology and consume 24-38 mW from a 3.0-V supply, depending on the architecture.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:38 ,  Issue: 3 )