By Topic

An implementation of a 32-bit ARM processor using dual power supplies and dual threshold voltages

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Bai, R. ; Michigan Univ., Ann Arbor, MI, USA ; Kulkarni, S. ; Kwong, W. ; Srivastava, A.
more authors

With the explosion of portable electronic devices, power efficient processors have become increasingly important. In this paper we present a set of circuit techniques to implement a 32-bit low-power ARM processor, found commonly in embedded systems, using a six metal layer 0.18 μm TSMC process. Our methodology is based on Clustered Voltage Scaling (CVS) and dual-Vth techniques aiming to reduce both dynamic power and static power simultaneously.

Published in:

VLSI, 2003. Proceedings. IEEE Computer Society Annual Symposium on

Date of Conference:

20-21 Feb. 2003