Skip to Main Content
A high-speed matched filter for searching synchronization in direct sequence spread spectrum (DSSS) receiver is studied. A model to implement the matched filter by hardware description languages (HDL) is proposed. The proposed model is based on parallel processing and pipeline architecture including circular buffer, multiplier, adder, and code look-up table. The proposed model is analyzed with respect to the performance and compared with a conventional digital signal processor (DSP) implementation.