By Topic

Design and implementation of HDTV encoder system with parallel processing architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hongkai Xiong ; Inst. of Image Commun. & Inf. Process., Shanghai Jiao Tong Univ., China ; Songyu Yu ; Wei Ye

This paper presents a design procedure for an HDTV encoder with parallel processing architecture, which could get out the dilemma lying in high-speed digital processing circuitry and real-time compression. In the proposed system, an original HDTV picture is split to multiple sub-pictures of MPEG-2 MP@ML level, and then multiple sub-picture encoding modules (SEM) perform, respectively and simultaneously, MPEG-2 coding in the light of a joint rate control scheme. A normative HDTV PES stream of MPEG-2 MP@HL is built up by compositing multiple ES streams with different bit-rate. The paper hits the high points and supply appropriate implementation strategy during the propose design framework.

Published in:

Communication Systems, 2002. ICCS 2002. The 8th International Conference on  (Volume:2 )

Date of Conference:

25-28 Nov. 2002