By Topic

Optimal code and data layout in embedded systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kumar, T.S.R. ; Texas Instruments India Ltd, Bangalore, India ; Govindarajan, R. ; Kumar, C.P.R.

Efficient layout of code and data sections in various types/levels of memory in an embedded system is very critical not only for achieving real-time performance, but also for reducing its cost and power consumption. In this paper we formulate the optimal code and data section layout problem as an integer linear programming (ILP) problem. The proposed formulation can handle: (i) on-chip and off-chip memory, (ii) multiple on-chip memory banks, (iii) single and dual ported on-chip RAMS, (iv) overlay of data sections, and (v) swapping of code and data (from/to external memory). Our experiments demonstrate that, for a moderately complex embedded system, the optimal results produced by our formulation took only a few minutes on a PC, and it matches, in terms of performance and on-chip memory size, with a hand-optimized code/data layout which took 1 man-month.

Published in:

VLSI Design, 2003. Proceedings. 16th International Conference on

Date of Conference:

4-8 Jan. 2003