By Topic

On single/dual-rail mixed PTL/static circuits in floating-body SOI and bulk CMOS: a comparative assessment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Cho, G.R. ; Dept. of Electr. & Comput. Eng., Colorado State Univ., Fort Collins, CO, USA ; Chen, T.

In this paper, single-rail and dual-rail mixed pass-transistor logic (PTL) and static CMOS circuits are presented. The circuits were synthesized using a genetic algorithm that determines the best mixture of PTL and static cells based on area and power. The mixed PTL/static circuits using the proposed method are compared with their static counterparts synthesized using a commercial logic synthesis tool in terms of area, delay and power in a 0.13 μm floating-body partially depleted silicon-on-insulator (SOI) and a 0.13 μm bulk CMOS technologies. Our experimental results on benchmark circuits from a commercial microprocessor indicates that the proposed mixed PTL/static circuits in both SOI and bulk CMOS technology outperforms their static counterparts in power consumption and/or performance.

Published in:

VLSI Design, 2003. Proceedings. 16th International Conference on

Date of Conference:

4-8 Jan. 2003