System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

Efficient RTL power estimation for large designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ravi, S. ; C&C Res. Labs., NEC, Princeton, NJ, USA ; Raghunathan, A. ; Chakradhar, S.

The adoption of register-transfer level (RTL) sign-off in ASIC design methodologies, and the increasing scale of system-on-chip integration, are leading to unprecedented accuracy and efficiency demands on RT level estimation tools. In this work, we focus on the deployment of a simulation-based RTL power estimation tool in a commercial design flow, and describe several enhancements that improve its efficiency and scalability for large, industrial designs. We profile the computational effort involved in RTL power estimation, and propose a suite of acceleration techniques, including (i) transformation of the enhanced RTL description (functional model with annotations for power estimation) to be more simulator-friendly, (ii) computation vs. storage tradeoffs, and (iii) a novel variation of statistical sampling, called partitioned sampling. Our techniques result in an optimized allocation of the overall computational effort for power estimation and minimize the computational effort involved in the evaluation of power models. Extensive experimental results in the context of a commercial design flow have yielded promising results (e.g., up to 31× reduction in power estimation time with negligible loss of accuracy) on industrial designs of up to 1.25 million transistors. In addition to accurate power estimation for an entire circuit, these acceleration techniques result in superior accuracy of local power estimates for individual components or small sub-circuits, compared to conventional sampling or test-bench compaction techniques.

Published in:

VLSI Design, 2003. Proceedings. 16th International Conference on

Date of Conference:

4-8 Jan. 2003