Cart (Loading....) | Create Account
Close category search window
 

VLSI implementation of online digital watermarking technique with difference encoding for 8-bit gray scale images

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

Digital watermarking is a technique of embedding imperceptible information into digital documents. In this paper, a VLSI implementation of the digital watermarking technique is presented for 8 bit gray scale images. This implementation of fragile invisible watermarking is carried out in the spatial domain. The standard ASIC design flow for a 0.13 μm CMOS technology has been used to implement the algorithm. The area of the chip is 3453×3453 μm2 and the power consumption is 37.6 μW.

Published in:

VLSI Design, 2003. Proceedings. 16th International Conference on

Date of Conference:

4-8 Jan. 2003

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.