By Topic

Low power implementation of FFT/IFFT processor for IEEE 802.11a wireless LAN transceiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yeo, D.L.G. ; Inst. of Microelectron., Singapore, Singapore ; Zhongjun Wang ; Bin Zhao ; Yajuan He

In an orthogonal frequency division multiplexing (OFDM) system, the fast Fourier transform (FFT) is one of the major processing blocks. The inverse FFT (IFFT) is used to modulate a serially transmitted signal into parallel orthogonal signals while demodulation is achieved by FFT at the receiver. With the limited battery life, energy efficiency is becoming crucial in the design of next generation wireless systems. Typically, power conservation is used in the hardware design of such systems. This paper presents an efficient scheme using reduced precision and wordlength optimization to reduce power and increase performance of FFT in the transmitter for IEEE 802.11a WLAN applications. With reduced input bits during transmission, simulation results show that the power consumption of the butterfly functional unit can be reduced considerably.

Published in:

Communication Systems, 2002. ICCS 2002. The 8th International Conference on  (Volume:1 )

Date of Conference:

25-28 Nov. 2002