System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

Reduced-kickback regenerative current comparator for high-speed switched-current pipeline analogue-to-digital converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Boonsobhak, V. ; Dept. of Electron. Eng., Mahanakorn Univ. of Technol., Bangkok, Thailand ; Worapishet, A. ; Hughes, J.B.

A reduced-kickback regenerative current comparator based on a master-slave structure is presented. The master and slave comparators first operate concurrently but, soon, the master's operation is inhibited to prevent the extreme voltage surges, or kickback, from disturbing the driving memory while the slave circuit is allowed to regenerate and produce a valid digital output. Simulations indicate that practically no accuracy degradation in the driving memory cell is detected whereas the same operation using the elementary comparator disturbs the accuracy by more than 4 bits. Designed in a standard 0.35 μm 3.3 V digital CMOS technology, the master-slave comparator achieves a sampling speed of 100 MS/s with 7.5 bit resolution, while dissipating 290 μW of power from a single 1.8 V supply.

Published in:

Electronics Letters  (Volume:39 ,  Issue: 1 )