By Topic

Analysis of the buck converter for scaling the supply voltage of digital circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Soto, A. ; Div. de Ingenieria Electronica, Univ. Politecnica de Madrid, Spain ; de Castro, A. ; Alou, P. ; Cobos, J.A.
more authors

The energy consumption in mobile systems has become a big challenge that limits high performance and autonomy in mobile systems. The dynamic voltage scaling (DVS) is a recent technique that reduces energy consumption varying dynamically the supply voltage of the system accordingly to the clock frequency. The buck topology is a good candidate to supply step variations of the output voltage meeting the DVS requirements. In this paper, it is analyzed which is the fastest output voltage evolution that can provide the Buck topology. The minimum time state transition in the buck converter and its corresponding control law are obtained applying the maximum principle or Pontryagin's principle. Design criteria for the buck topology are derived from this result. The analysis is extended to a multiphase buck converter. The minimum time control law is validated in a prototype. The measurements are in good agreement with the theoretical results.

Published in:

Applied Power Electronics Conference and Exposition, 2003. APEC '03. Eighteenth Annual IEEE  (Volume:2 )

Date of Conference:

9-13 Feb. 2003