By Topic

A new VLSI design for Viterbi decoder based on ASIP

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Zhiqiang Yi ; Dept. of Inf. & Electron. Eng., Zhejiang Univ., Hangzhou, China ; Yuanxin Xu ; Yun Li ; Kuang Wang

Trellis Code Modulation (TCM) has been widely used because it can obtain 2.55∼7.37 dB coding gain without bandwidth expansion or reduction of the effective information rates. Since Viterbi decoder plays an important role in the realization of HDTV system, we conduct the research and development on integration of Viterbi decoder. This paper proposes a new VLSI design of Viterbi decoder using ASIPs based on hardware/software co-design idea. It reduces the total design time and enhances the reliability of VLSI. We have successfully used this method for the design of Viterbi decoder in the ASTC-HDTV receiver chip.

Published in:

Communications, Circuits and Systems and West Sino Expositions, IEEE 2002 International Conference on  (Volume:2 )

Date of Conference:

29 June-1 July 2002