By Topic

A CMOS 2- and 4-FSK demodulator for direct-conversion radio paging receivers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chen, Z. ; Dept. of Radio Eng., Southeast Univ., Nanjing, China ; Zhaofeng Zhang ; Lau, J.

The design and measurement results of a CMOS digital 2- and 4-FSK demodulator are presented in this paper. The demodulator is intended for use in direct-conversion high speed radio paging receivers. It is based on a zero-crossing counting and comparing scheme. To improve the bit error rate (BER) performance, a novel technique is utilized, which increases the decision accuracy by generating additional zero-crossings. Simple yet effective clock recovery circuits are included on-chip. The demodulator is fabricated in a 0.35 micron N-well CMOS process and occupies about 0.78 mm2 area. It consumes about 3 mW from a 3-V power supply. Good agreement between measurement and simulation is observed.

Published in:

Communications, Circuits and Systems and West Sino Expositions, IEEE 2002 International Conference on  (Volume:2 )

Date of Conference:

29 June-1 July 2002