Skip to Main Content
A CMOS 6 bit 150 MHz flash analog-to-digital converter, fully compatible with standard digital CMOS technology, is described. Compared with the conventional encoding structure, competition encoding can reduce the comparator's power consumption as well as suppress the error code rate of the ADC output greatly. The chip, fabricated in standard 0.35 μm 3.3 V CMOS technology, occupies an area of 0.64×0.45 mm2. Finally, some test results are presented.