By Topic

Analysis of the structural efficiency of digital signal processing algorithms and their implementation on parallel processing architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
P. W. Lee ; AT&T Bell Labs., Holmdel, NJ, USA ; S. Davidovici

A methodology for the analysis of the structure of a given digital signal processing algorithm is presented. The task precedence relationships within a scheduling cycle are derived for scheduling cycles that contain one and two basic cycles, which is sufficient to derive the precedence relationships for scheduling cycles that contain an arbitrary number of basic cycles. The schedules considered are deterministic and non-preemptive for multiprocessor parallel environments with a variable number of processing elements. The complexity algorithm is analyzed, and its application to the development of digital signal processing software for systems which impose an execution speed constraint is discussed

Published in:

Military Communications Conference, 1990. MILCOM '90, Conference Record, A New Era. 1990 IEEE

Date of Conference:

30 Sep-3 Oct 1990